8244170: [aarch64] correct instruction typo for dcps1/2/3
Replace dpcs with dcps Reviewed-by: adinn, phh
This commit is contained in:
parent
554e988bea
commit
104ea2d56d
@ -979,7 +979,7 @@ generate (ExtractOp, ["extrw", "extr"])
|
||||
generate (CondBranchOp, ["EQ", "NE", "HS", "CS", "LO", "CC", "MI", "PL", "VS", "VC",
|
||||
"HI", "LS", "GE", "LT", "GT", "LE", "AL", "NV" ])
|
||||
|
||||
generate (ImmOp, ["svc", "hvc", "smc", "brk", "hlt", # "dpcs1", "dpcs2", "dpcs3"
|
||||
generate (ImmOp, ["svc", "hvc", "smc", "brk", "hlt", # "dcps1", "dcps2", "dcps3"
|
||||
])
|
||||
|
||||
generate (Op, ["nop", "eret", "drps", "isb"])
|
||||
|
@ -15286,7 +15286,7 @@ instruct ShouldNotReachHere() %{
|
||||
|
||||
ins_encode %{
|
||||
if (is_reachable()) {
|
||||
__ dpcs1(0xdead + 1);
|
||||
__ dcps1(0xdead + 1);
|
||||
}
|
||||
%}
|
||||
|
||||
|
@ -962,9 +962,9 @@ public:
|
||||
INSN(smc, 0b000, 0, 0b11);
|
||||
INSN(brk, 0b001, 0, 0b00);
|
||||
INSN(hlt, 0b010, 0, 0b00);
|
||||
INSN(dpcs1, 0b101, 0, 0b01);
|
||||
INSN(dpcs2, 0b101, 0, 0b10);
|
||||
INSN(dpcs3, 0b101, 0, 0b11);
|
||||
INSN(dcps1, 0b101, 0, 0b01);
|
||||
INSN(dcps2, 0b101, 0, 0b10);
|
||||
INSN(dcps3, 0b101, 0, 0b11);
|
||||
|
||||
#undef INSN
|
||||
|
||||
|
Loading…
Reference in New Issue
Block a user