stan/jdk-24
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

8297549: RISC-V: Add support for Vector API vector load const operation

Browse Source 
Reviewed-by: fyang, gcao
This commit is contained in:
Dingli Zhang 2022-12-02 08:30:00 +00:00 committed by Fei Yang
parent d50015af99
commit 687fd714bb
1 changed files with 17 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

18
src/hotspot/cpu/riscv/riscv_v.ad
View File

@ -74,7 +74,6 @@ source %{
case Op_VectorCastL2X:
case Op_VectorCastS2X:
case Op_VectorInsert:
case Op_VectorLoadConst:
case Op_VectorLoadMask:
case Op_VectorLoadShuffle:
case Op_VectorMaskCmp:
@ -2077,3 +2076,20 @@ instruct vclearArray_reg_reg(iRegL_R29 cnt, iRegP_R28 base, Universe dummy,
ins_pipe(pipe_class_memory);
%}
// Vector Load Const
instruct vloadcon(vReg dst, immI0 src) %{
match(Set dst (VectorLoadConst src));
ins_cost(VEC_COST);
format %{ "vloadcon $dst\t# generate iota indices" %}
ins_encode %{
BasicType bt = Matcher::vector_element_basic_type(this);
Assembler::SEW sew = Assembler::elemtype_to_sew(bt);
__ vsetvli(t0, x0, sew);
__ vid_v(as_VectorRegister($dst$$reg));
if (is_floating_point_type(bt)) {
__ vfcvt_f_x_v(as_VectorRegister($dst$$reg), as_VectorRegister($dst$$reg));
}
%}
ins_pipe(pipe_slow);
%}