8324824: AArch64: Detect Ampere-1B core and update default options for Ampere CPUs
Reviewed-by: dlong, thartmann
This commit is contained in:
parent
d91fb17a80
commit
9936aeea32
@ -143,11 +143,19 @@ void VM_Version::initialize() {
|
||||
}
|
||||
}
|
||||
|
||||
// Ampere CPUs: Ampere-1 and Ampere-1A
|
||||
if (_cpu == CPU_AMPERE && ((_model == CPU_MODEL_AMPERE_1) || (_model == CPU_MODEL_AMPERE_1A))) {
|
||||
// Ampere CPUs
|
||||
if (_cpu == CPU_AMPERE && ((_model == CPU_MODEL_AMPERE_1) ||
|
||||
(_model == CPU_MODEL_AMPERE_1A) ||
|
||||
(_model == CPU_MODEL_AMPERE_1B))) {
|
||||
if (FLAG_IS_DEFAULT(UseSIMDForMemoryOps)) {
|
||||
FLAG_SET_DEFAULT(UseSIMDForMemoryOps, true);
|
||||
}
|
||||
if (FLAG_IS_DEFAULT(OnSpinWaitInst)) {
|
||||
FLAG_SET_DEFAULT(OnSpinWaitInst, "isb");
|
||||
}
|
||||
if (FLAG_IS_DEFAULT(OnSpinWaitInstCount)) {
|
||||
FLAG_SET_DEFAULT(OnSpinWaitInstCount, 2);
|
||||
}
|
||||
}
|
||||
|
||||
// ThunderX
|
||||
|
@ -110,7 +110,8 @@ enum Ampere_CPU_Model {
|
||||
CPU_MODEL_ALTRA = 0xd0c, /* CPU implementer is CPU_ARM, Neoverse N1 */
|
||||
CPU_MODEL_ALTRAMAX = 0xd0c, /* CPU implementer is CPU_ARM, Neoverse N1 */
|
||||
CPU_MODEL_AMPERE_1 = 0xac3, /* CPU implementer is CPU_AMPERE */
|
||||
CPU_MODEL_AMPERE_1A = 0xac4 /* CPU implementer is CPU_AMPERE */
|
||||
CPU_MODEL_AMPERE_1A = 0xac4, /* CPU implementer is CPU_AMPERE */
|
||||
CPU_MODEL_AMPERE_1B = 0xac5 /* AMPERE_1B core Implements ARMv8.7 with CSSC, MTE, SM3/SM4 extensions */
|
||||
};
|
||||
|
||||
#define CPU_FEATURE_FLAGS(decl) \
|
||||
|
Loading…
Reference in New Issue
Block a user